Dear contributor,

Our automatic CI successfully passed with your patch(es). Please find some details below.

In tcwg_bmk-code_speed-cpu2017rate/llvm-arm-master-Os_LTO, after:
  | 697 commits in llvm
  | 5050a1507116 [RISCV] Remove extra spaces from RISCVInstrInfoP.td. NFC
  | 2edc730a687b [AMDGPU] auto update some tests to prepare for future changes
  | d8ea88f99a80 [llvm] Proofread LangRef.rst (#150042)
  | c9714d20350f [RISCV] Add profitability checks to SelectAddrRegRegScale. (#150135)
  | 23eef9a7c40f [clang][bytecode] Activate primitive fields before initializing them (#149963)
  | ... and 692 more commits in llvm

Produces No change:
  | No change

Used configuration :
 Below reproducer instructions can be used to re-build both "first_bad" and "last_good" cross-toolchains used in this bisection.  Naturally, the scripts will fail when triggerring benchmarking jobs if you don\'t have access to Linaro TCWG CI.
 
 Configuration:
 - Benchmark: SPEC CPU2017
 - Toolchain: Clang + Glibc + LLVM Linker
 - Version: all components were built from their tip of trunk
 - Target: arm-linux-gnueabihf
 - Compiler flags: Os -LTO
 - Hardware: NVidia TK1 4x Cortex-A15
 
 This benchmarking CI is work-in-progress, and we welcome feedback and suggestions at linaro-toolchain@lists.linaro.org .  In our improvement plans is to add support for SPEC CPU2017 benchmarks and provide "perf report/annotate" data behind these reports.

If you have any questions regarding this report, please ask on linaro-toolchain@lists.linaro.org mailing list.

-----------------8<--------------------------8<--------------------------8<--------------------------

The information below contains the details of the failures, and the ways to reproduce a debug environment:



Current build   : https://ci.linaro.org/job/tcwg_bmk-code_speed-cpu2017rate--llvm-arm-master-Os_LTO-build/169/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bmk-code_speed-cpu2017rate--llvm-arm-master-Os_LTO-build/167/artifact/artifacts