Dear contributor,

Our automatic CI successfully passed with your patch(es). Please find some details below.

In bootstrap_check master-arm-check_bootstrap, after:
  | 281 commits in gcc
  | dcba959fb30d RISC-V: Make zero-stride load broadcast a tunable.
  | e6f2daff77ee [PATCH] libgcc: PR target/116363 Fix SFtype to UDWtype conversion
  | 742f55622690 [RISC-V] Detect new fusions for RISC-V
  | 2ff8da46152c testsuite: Add -funwind-tables to sve*/pfalse* tests
  | 2f2e9bcfb0fd Handle failed gcond pattern gracefully
  | ... and 276 more commits in gcc

Produces  3 fixes:
  | 
  | fixes.sum:
  | Running gcc:gcc.dg/tree-prof/tree-prof.exp ...
  | FAIL: gcc.dg/tree-prof/pr77698.c scan-rtl-dump-times alignments "internal loop alignment added" 1
  | Running gcc:gcc.dg/vect/vect.exp ...
  | FAIL: gcc.dg/vect/pr101145.c scan-tree-dump-times vect "vectorized 1 loops" 7
  | FAIL: gcc.dg/vect/pr101145.c -flto -ffat-lto-objects  scan-tree-dump-times vect "vectorized 1 loops" 7

Used configuration :
 *CI config* tcwg_bootstrap_check master-arm-check_bootstrap
 *configure and test flags:* none, autodetected on armv8l-unknown-linux-gnueabihf

If you have any questions regarding this report, please ask on linaro-toolchain@lists.linaro.org mailing list.

-----------------8<--------------------------8<--------------------------8<--------------------------

The information below contains the details of the failures, and the ways to reproduce a debug environment:

You can find the failure logs in *.log.1.xz files in
 * https://ci.linaro.org/job/tcwg_bootstrap_check--master-arm-check_bootstrap-build/1341/artifact/artifacts/00-sumfiles/
The full lists of regressions and improvements as well as configure and make commands are in
 * https://ci.linaro.org/job/tcwg_bootstrap_check--master-arm-check_bootstrap-build/1341/artifact/artifacts/notify/
The list of [ignored] baseline and flaky failures are in
 * https://ci.linaro.org/job/tcwg_bootstrap_check--master-arm-check_bootstrap-build/1341/artifact/artifacts/sumfiles/xfails.xfail

Current build   : https://ci.linaro.org/job/tcwg_bootstrap_check--master-arm-check_bootstrap-build/1341/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_bootstrap_check--master-arm-check_bootstrap-build/1329/artifact/artifacts