Dear contributor,

Our automatic CI successfully passed with your patch(es). Please find some details below.

In gcc_build master-arm, after:
  | 10 commits in gcc
  | 58b88748e6b libstdc++: Make <mdspan> compatible with clang.
  | 3027010d8bc AArch64: expand extractions of Adv.SIMD registers from SVE as separate insn.
  | a3e97daf1f7 [RISC-V] Fix trivial bootstrap failure on RISC-V
  | 7b3a0f74e45 Fix dr_chain memleak in vectorizable_load
  | 97a7d568f3d tree-optimization/122722 - better SLP reduction group discovery
  | ... and 5 more commits in gcc

Produces Success:
  | Results changed to
  | # reset_artifacts:
  | -10
  | # true:
  | 0
  | # build_abe gcc:
  | 1
  | 
  | From
  | # reset_artifacts:
  | -10
  | # true:
  | 0
  | # build_abe gcc:
  | 1

Used configuration :
 *CI config* tcwg_gcc_build master-arm
 *configure and test flags:* none, autodetected on armv8l-unknown-linux-gnueabihf

If you have any questions regarding this report, please ask on linaro-toolchain@lists.linaro.org mailing list.

-----------------8<--------------------------8<--------------------------8<--------------------------

The information below contains the details of the failures, and the ways to reproduce a debug environment:

You can find the failure logs in
 * https://ci.linaro.org/job/tcwg_gcc_build--master-arm-build/4135/artifact/artifacts/
The full lists of regressions and improvements as well as configure and make commands are in
 * https://ci.linaro.org/job/tcwg_gcc_build--master-arm-build/4135/artifact/artifacts/notify/

Current build   : https://ci.linaro.org/job/tcwg_gcc_build--master-arm-build/4135/artifact/artifacts
Reference build : https://ci.linaro.org/job/tcwg_gcc_build--master-arm-build/4134/artifact/artifacts